A simple odd number frequency divider with 50% duty cycle is presented. The odd number frequency divider consists of a general odd number counter and the proposed duty cycle trimming circuit. The duty cycle trimming circuit can output 50% duty cycle with only additional six transistors. A prototype divide-by-5 circuit with 50% duty cycle was implemented for a 500-Mb/s ∼ 5.6-Gb/s 1:10 CDR/DEMUX IC in a 0.13 µm 1P8M CMOS process.
(DEMUXs), etc [1, 2, 3] . For an example, a 2:10 DEMUX of a high speed serial interface receiver may need a divide-by-5 circuit for output clock signal generation. Although odd number frequency dividers do not have 50% duty cycle, they are sometimes required to have exact 50% duty cycle. It is because both of rising and falling edges of the divided clock signal can be used for efficient high speed operation. To obtain 50% duty cycle, special types of latches or flipflops have been generally used for odd number frequency dividers [2, 3, 4, 5] . A negative level sensitive latch was used in [2] and a current switchable D flipflop (DFF) was used in [3, 4, 5] for dual edge triggering operation in odd number frequency dividers. However, those special latches and flipflops require more circuit complexity and are not appropriate when a rail-to-rail signal swing is needed.
In this paper, we present a simple full swing odd number frequency divider with 50% duty cycle. The presented odd number frequency divider consists of a general odd number counter and the proposed duty cycle trimming circuit. For the odd number counter, single edge triggered CMOS DFFs are used. The duty cycle trimming circuit can output 50% duty cycle with only additional six transistors: i.e. one NMOS transistor, one PMOS transistor and a pair of cross-coupled inverters. To explain the operation of the proposed duty cycle trimming circuit, we derived the truth table of this duty cycle trimming circuit as shown in Fig. 2 (a) . First, let's assume CLK IN =0 and X=0. When CLK IN =0, M1 is turned off and M2 can be turned on. But X=0 makes the turn-on resistance of M2 very high and the cross-coupled inverters hold their values at Y and CLK OUT . Second, let's assume CLK IN =0 and X=1. Now M2 is turned on with the low turn-on resistance and Y equals X regardless of its previous value, i.e. Y=X=1. It is because the transistor sizes of INV 2 are designed much smaller than those of DFF 3 . So, CLK OUT =0. Third, let's assume Fig. 2 (b) . In this timing diagram, X is the divided-by-5 clock signal, of which duty cycle is not 50% but Fig. 2 (b) shows the case of a divide-by-5 circuit, any odd number frequency divider can be incorporated with the proposed duty cycle trimming circuit for 50% duty cycle.
Proposed duty cycle trimming circuit

Simulation results and conclusion
The divide-by-5 circuit and the proposed duty cycle trimming circuit were designed for a 500-Mb/s ∼ 5.6-Gb/s 1:10 CDR/DEMUX IC in a 0.13 µm 1P8M CMOS process. Fig. 3 (a) shows the simulated waveforms of CLK IN , X, Y and CLK OUT of the proposed duty cycle trimming circuit. The simulated waveforms agree well with the timing diagram shown in Fig. 2 (b) . The small ripple on the waveform of Y is generated when CLK IN =X=1 and Y=0 because of the high but not infinite turn-on resistance of M1. This ripple can be reduced by designing INV 2 with a bit larger transistors. Due to the proposed duty cycle trimming circuit, the output duty cycle of CLK OUT is corrected from 60% to 49.5% when the input clock frequency of 1 GHz is applied to the proposed divide-by-5 circuit. Fig. 3 (b) shows the frequency responses of the corrected duty cycle of the divide-by-5 circuit and the duty cycle trimming circuit for the process variations, TT, FF, SS, FS and SF. The duty cycle of CLK OUT deviates from 50% as the operating frequency increases. The duty cycle of CLK OUT is within 2.7% from 50% over the frequency range from 20 MHz to 3 GHz, which satisfies the required clock frequency range, i.e. 250 MHz ∼ 2.8 GHz, for the 500-Mb/s ∼ 5.6-Gb/s 1:10 CDR/DEMUX IC with a half rate phase detector. The maximum frequency range is limited not by the duty cycle trimming circuit but by the divide-by-5 circuit, because the D-Q delay of DFFs and the propagation delay of the NAND gate limit the maximum operating speed of the frequency divider.
In conclusion, the proposed duty cycle trimming circuit provides 50% duty cycle for full swing odd number frequency dividers at the cost of only additional six transistors.
